Neural Comp. Sign up for ETOCS
HOME HELP FEEDBACK SUBSCRIPTIONS ARCHIVE SEARCH TABLE OF CONTENTS
 QUICK SEARCH:   [advanced]


     


This Article
Right arrow Full Text
Right arrow Full Text (PDF)
Right arrow Alert me when this article is cited
Right arrow Alert me if a correction is posted
Services
Right arrow Similar articles in this journal
Right arrow Similar articles in PubMed
Right arrow Alert me to new issues of the journal
Right arrow Download to citation manager
Right arrow reprints & permissions
Citing Articles
Right arrow Citing Articles via HighWire
Right arrow Citing Articles via Google Scholar
Google Scholar
Right arrow Articles by Guerrero-Rivera, R.
Right arrow Articles by Pearce, T. C.
Right arrow Search for Related Content
PubMed
Right arrow PubMed Citation
Right arrow Articles by Guerrero-Rivera, R.
Right arrow Articles by Pearce, T. C.
(Neural Computation. 2006;18:2651-2679.)
© 2006 The MIT Press


Letter

Programmable Logic Construction Kits for Hyper-Real-Time Neuronal Modeling

Ruben Guerrero-Rivera

rg66{at}leicester.ac.uk Center for Bioengineering, University of Leicester, Leicester LE1 7RH, U.K.

Abigail Morrison

abigail{at}biologie.uni-freiburg.de

Markus Diesmann

diesmann{at}biologie.uni-freiburg.de Computational Neurophysics and Bernstein Center for Computational Neuroscience, Institute of Biology III, Albert-Ludwigs-University, Freiburg, Germany

Tim C. Pearce

t.c.pearce{at}le.ac.uk Center for Bioengineering, University of Leicester, Leicester LE1 7RH, U.K.

Programmable logic designs are presented that achieve exact integration of leaky integrate-and-fire soma and dynamical synapse neuronal models and incorporate spike-time dependent plasticity and axonal delays. Highly accurate numerical performance has been achieved by modifying simpler forward-Euler-based circuitry requiring minimal circuit allocation, which, as we show, behaves equivalently to exact integration. These designs have been implemented and simulated at the behavioral and physical device levels, demonstrating close agreement with both numerical and analytical results. By exploiting finely grained parallelism and single clock cycle numerical iteration, these designs achieve simulation speeds at least five orders of magnitude faster than the nervous system, termed here hyper-real-time operation, when deployed on commercially available field-programmable gate array (FPGA) devices. Taken together, our designs form a programmable logic construction kit of commonly used neuronal model elements that supports the building of large and complex architectures of spiking neuron networks for real-time neuromorphic implementation, neurophysiological interfacing, or efficient parameter space investigations.




This article has been cited by other articles:


Home page
Neural Comput.Home page
J. H. van Hateren
Fast Recursive Filters for Simulating Nonlinear Dynamic Systems
Neural Comput., July 1, 2008; 20(7): 1821 - 1846.
[Abstract] [Full Text] [PDF]


Home page
J. Neurosci.Home page
R. Silver, K. Boahen, S. Grillner, N. Kopell, and K. L. Olsen
Neurotech for Neuroscience: Unifying Concepts, Organizing Principles, and Emerging Tools
J. Neurosci., October 31, 2007; 27(44): 11807 - 11819.
[Abstract] [Full Text] [PDF]




HOME HELP FEEDBACK SUBSCRIPTIONS ARCHIVE SEARCH TABLE OF CONTENTS
J COGNITIVE NEUROSCIENCE NEURAL COMPUTATION MIT PRESS JOURNALS
Copyright © 2006 by The MIT Press.